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Abstract
Using the reconfigurable logic of multi-input floating gate MOSFETs, a 4-bit
ALU has been designed for 3V operation. The ALU can perform four arithmetic and
four logical operations.
Multi-input floating gate (MIFG) transistors have been promising in realizing
increased functionality on a chip. A multi-input floating gate MOS transistor accepts
multiple inputs signals, calculates the weighted sum of all input signals and then
controls the ON and OFF states of the transistor. This enhances the transistor function
to more than just switching. This changes the way a logic function can be realized.
Implementing a design using multi-input floating gate MOSFETs brings about
reduction in transistor count and number of interconnections. The advantage of
bringing down the number of devices is that a design becomes area efficient and
power consumption reduces. There are several applications that stress on smaller chip
area and reduced power. Multi-input floating gate devices have their use in memories,
analog and digital circuits.
In the present work we have shown successful implementation of multi-input
floating gate MOSFETs in ALU design. A comparison has been made between
adders using different design methods w.r.t transistor count. It is seen that our design,
implemented using multi-input floating gate MOSFETs, uses the least number of
transistors when compared to other designs. The design was fabricated using double
polysilicon standard CMOS process by MOSIS in 1.5µm technology. The
experimental waveforms and delay measurements have also been presented.
 1 
Chapter 1 
 Introduction 
Advancement in VLSI technology has allowed following Moore’s law [1] for 
doubling component density on a silicon chip after every three years. Though MOS 
transistors have been scaled down, increased interconnections have limited circuit density 
on a chip. Furthermore, the size of transistor is limited by hot-carrier phenomena and 
increase in electric field that lead to degradation of device performance and device 
lifetime [2]. It has become essential to look into other methods of adding more 
functionality to a MOS transistor, such as, the multiple- input floating gate MOS transistor 
structure proposed by Shibata and Ohmi [3]. An enhancement in the basic function of a 
transistor has, thus, allowed for designs to be implemented using fewer transistors and 
reduced interconnections. In published literature [4-7], many integrated circuits have 
been reported which are using multi- input floating gate MOSFETs in standard CMOS 
process. 
The arithmetic logic unit (ALU) is the core of a CPU in a computer. The adder 
cell is the elementary unit of an ALU. The constraints the adder has to satisfy are area, 
power and speed requirements. Some of the conventional types of adders are ripple-carry 
adder, carry- lookahead adder, carry-skip adder and Manchester carry chain adder [8]. The 
delay in an adder is dominated by the carry chain. Carry chain analysis must consider 
transistor and wiring delays. 
 Ripple carry adder is an n-bit adder built from full adders. Figure 1.1 shows a 4-
bit ripple carry adder. Carry- lookahead adders first compute carry propagate and generate 
and then computes SUM and CARRY from them. It allows for carry to be computed in  
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Figure 1.1: Block diagram of a 4-bit ripple carry adder (RCA). 
 
 
 
 
 
 
 
 
 3 
each bit. Figure 1.2 shows a 4-bit carry- lookahead adder. Carry- lookahead unit requires 
complex wiring between adders and lookahead unit, as the values must be routed back to 
adder from lookahead unit. Layout becomes complex with multiple levels of lookahead. 
Figure 1.3 shows a 4-bit carry-skip adder and skip module used. The skip module 
determines whether it could just pass a carry in (CIN) the next four bits for addition or it 
has to wait until the carry out (C3) propagates through the last full adder in the design. In 
essence, the skip module can make the carry in (CIN) appear to skip through the four full 
adders. The Manchester carry chain adder uses a precharged carry chain with P and G 
signals. Propagate signal Pi is the XOR of input bits Ai and Bi and generate signal Gi is 
the NAND of input bits Ai and Bi. Propagate signal connects adjacent carry bits and 
Generate signal discharge the carry bit. Figure 1.4 shows a Manchester carry chain. When 
input bits are ‘0’, Gi is HIGH and hence the carry out node is discha rged. When one of 
the input bits is ‘1’, then Pi is HIGH and carry out follows carry in. When both bits are 
‘1’, then both Gi and Pi are LOW; hence carry out node remains isolated from carry in 
and ground. As the node is pre-charged to a HIGH state the carry out remains HIGH.  
Each of the adder configurations may or may not require additional logic apart from full 
adder design. Table 1.1 shows approximately how many additional gates and transistors 
are required for each of the adder configurations. In terms of area efficiency ripple carry 
adder is preferred. Keeping in mind small layout area and less number of 
interconnections our ALU has been designed using ripple carry configuration. However, 
the delay time for worst case is more when compared to other adders [8]. 
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Figure 1.2: Block diagram of a 4-bit carry- lookahead adder (CLA). 
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Figure 1.3: Block diagram of a 4-bit carry-skip adder (CSA) with skip module. 
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Figure 1.4: Manchester carry chain for a 4-bit adder. 
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Table 1.1 Number of additional gates and transistors required for different 4-bit full      
adders [8] 
      
  Adder type  Additional logic required 
Ripple carry No additional logic required 
Carry skip 10 gates + 6 transistors 
Carry lookahead 16 gates + 18 transistors 
Manchester chain 1 gate + 23 transistors 
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  1.1  Literature Review 
In the past, ALU and full adder circuits have been implemented for optimum area 
and delay, each with their distinct features that bring about optimum area and delay. 
Some of them have been briefly described below to give us an idea of earlier work and 
shed light on different optimization techniques. Past work related to multiple- input 
floating gate CMOS applications has been reviewed to give us an idea about its 
operation, design and simulation issues. 
Bui et al [9] have designed a low power 10-transistor full adder called Static 
Energy-Recovery Full-Adder (SERF) using 10 transistors. A novel set of XOR and 
XNOR gates in combination with existing ones have been used. The XOR and XNOR 
circuits designed by them do not directly connect to power and ground lines, respectively. 
It uses four transistors for XOR and XNOR gates in CMOS as shown in Fig. 1.5. Wang et 
al [10] have shown an improved version of XOR and XNOR gates that make use of six 
transistors as shown in Fig. 1.6. In another design of CMOS 1-bit full adder cell, four 
transistor XOR and XNOR gates have been used [11]. The cell offers higher speed and 
lesser power consumption than standard 1-bit full adder cell. Radhakrishnan [12] has 
presented the design of low power CMOS full adder circuits using transmission function 
theory.  This design uses six transistor CMOS XOR and XNOR gates as shown in       
Fig. 1.7. Figure 1.8 shows a 16-bit, 2.4ns, 0.5mm CMOS ALU design [13], which 
consists of a logical and arithmetic unit (LAU), a magnitude comparator (CMP), an 
overflow detector (OVF) and zero flag detector (ZERO). The ALU employs a binary 
look-ahead carry (BLC) adder. All units in this design operate in parallel and high speed 
is achieved. 
 9 
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Figure 1.5: Low power CMOS XOR and XNOR gates implemented with 4 transistors 
[9]. 
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Figure 1.6: A full adder design using six transistors [10]. 
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Figure 1.7: Six-transistor CMOS XOR-XNOR gates [12]. 
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Figure 1.8: 16-bit, 2.4ns, 0.5mm CMOS arithmetic logic unit [13]. 
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In the following, we present review of earlier work in the area of multiple- input floating 
gate CMOS devices on which our design of a 4-bit ALU is based [14]. 
Harrison et al [15] propose an analog floating memory element for on-chip 
storage of bias voltages. A floating gate technology has been used to eliminate off-chip 
biasing voltages in the existing systems by providing these voltages on-chip, with arrays 
of programmable floating-gate voltages. These arrays can be individually programmed by 
digital controls. In [16], short-wave ultraviolet light has been applied to floating-gate 
devices to adjust threshold voltages for optimal performance in a circuit. In [17], a 
tunable current mirror has been designed where high precision is achieved even with 
small devices. Floating-gate MOS devices have been used to compute a wide range of 
translinear functions [18]. In [19], linear amplifiers with rail-to-rail operation with supply 
voltages less than 1V have been designed in floating gate CMOS.  
Floating gate MOS circuits have the inherent ability to adapt to the incoming and 
outgoing signals by continuously enabling various programming mechanisms. Based on 
this property, single floating gate FETs, that emulate computational and adaptive 
properties of biological synoptic elements, were developed [20]. An example of 
continuously adapting floating-gate circuits is presented in [21]. The autozeroing floating 
gate amplifier (AFGA) uses tunneling and pFET hot electron injection to adaptively set 
its dc operating point. No additional circuitry is required. 
The application of multi- input floating gate transistor, in designing the full adder, 
has enabled us to realize the full adder with fewer transistors, when compared to previous 
designs. In the following chapters, we present the design of a 4-bit ALU for operation at 
3.0V, using multiple-input floating gate MOSFETs in standard 1.5µm CMOS process. 
 14 
1.2 Chapter Organization 
Chapter 2 explains the structure and operation of multi- input floating gate 
MOSFETs and inverter. The design of ALU, its operations and implementation is 
discussed in chapter 3. This chapter also covers the full adder circuit design implemented 
using multi- input floating gate technology. The design methodology, technology, post-
layout simulations and results are presented in the fourth chapter. Chapter 5 concludes the 
work. Appendixes A and B summarize the SPICE MOSFET model parameters. In 
Appendix C, floating gate MOSFET simulation in SPICE is presented.  
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Chapter 2 
Multi-Input Floating Gate MOSFET (MIFG MOSFET) 
2.1 Introduction 
Multi- input floating gate MOSFET is basically an enhancement of the basic 
MOSFET. Multi input floating gate MOSFET is defined as a transistor that switches to 
an ON or OFF state depending on the weighted sum of all input signals applied at its 
input gate [22]. A number of input voltage signals are capacitively coupled to the input 
gate. The voltage on the gate is the result of the weighted sum of the input voltages. The 
output of the transistor is pulled to a ‘HIGH’ or ‘LOW’ state depending on the potential 
of the floating gate being lesser or greater than the threshold voltage of the device. This 
weighted sum calculation method of realizing logic functions is also termed as multiple 
value logic [23] 
There are certain advantages in using multiple-valued logic for VLSI applications. 
Any given function realized using multi- input floating gate transistors uses fewer 
transistors and interconnections resulting in small area consumption. The multi- input 
floating gate MOSFET operation depends on the weighted sum of voltages at input 
nodes, which are capacitively coupled to the gate. This leads to only a very negligible 
amount of charging and discharging currents and results in low power dissipation. Multi-
input floating gate MOSFETs have been used to great advantage in digital and analog 
VLSI applications including analog filters, analog multipliers, data converters, EPROMs, 
and EEPROMs [23-29]. 
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2.2 MIFG MOSFET Structure and Principle 
The structure of multi- input floating gate MOSFET comprises of the floating gate 
and number of input gates built on poly2, which is coupled to poly1 gate by capacitors 
between poly1 and poly2. This structure makes it possible for multi- input floating gate 
devices to be implemented in double polysilicon CMOS process. The basic structure of a 
multi- input floating gate MOSFET is presented in Fig. 2.1 [3]. The floating gate in the 
MOSFET extends over the channel and the field oxide. A number of control gates, which 
are inputs to the transistor, are formed over the floating gate using a second polysilicon 
layer (poly 2). Figure 2.2 shows capacitive coupling between the multiple-input gates and 
floating gate and the channel. In Fig. 2.2, C1, C2, C3, …, Cn, are the coupling capacitors 
between the floating gate and the inputs. The corresponding terminal voltages are V1, V2, 
V3, …, Vn, respectively. C0 is the capacitor between the floating gate and substrate. VSS is 
the substrate voltage. Q1, Q2, Q3, …, Qn are the charges stored in corresponding capacitors 
C1, C2, C3, …, Cn.. At any instant, net charge QF(t) on the floating gate is given by the 
following equations [3, 30]: 
å å
= =
-F=-+=
n
i
n
i
iFiiF tVtCtQQtQ
1 0
0 ))()(())(()(      (2.1) 
 
or å å
= =
-F=
n
i
n
i
iiiFF tVCCttQ
0 0
)()()(        (2.2) 
 
Where n is the number of inputs, Q0 is the initial charge present on the floating gate, Qi(t) 
is the charge present in capacitor Ci and FF(t) is the potential at the floating gate.  
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Figure 2.1: Basic structure of a multi- input floating gate MOSFET. 
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Figure 2.2: Terminal voltages and coupling capacitances of a multi- input floating gate 
MOSFET. 
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Setting VSS = 0V and applying the law of conservation of charge at the floating gate,  
Eq. (2.2) can be expressed as follows: 
å å å å
= = = =
-F=-F
n
i
n
i
n
i
n
i
iiiFiiiF tVCCtVCC
0 1 0 1
),()()0()0(      (2.3) 
Or  
å å å å
= = = =
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n
i
n
i
n
i
n
i
iiiiiFiF VCtVCCCt
0 0 1 1
),0()()0()(      (2.4) 
Or 
 
å
å å
=
= =
-
+F=F
n
i
i
n
i
n
i
iiii
FF
C
VCtVC
t
0
1 1
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Assuming zero initial charge on the floating gate in Eq. (2.2), Eq. (2.5) reduces to 
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)(
)(          (2.6) 
 
Switching ON or OFF of the n-MOSFET depends on whether FF(t) is greater than or less 
than the threshold voltage of the transistor. The value of FF determined by Eq. (2.6) 
holds true, as long as all the input capacitive coupling co-efficients remain unchanged 
during device operation. The oxide capacitance C0 is assumed to remain constant.   
Figure 2.3(a-b) shows the symbols of multi- input floating gate n- and p-MOSFETs. 
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Figure 2.3: (a) Multi- input floating gate n-MOSFET. (b) Multi- input floating gate p-
MOSFET. 
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Let us denote Vth as the threshold voltage of the transistor. Then the transistor turns on at 
the condition FF > Vth, and is described by the following equation. 
th
on
nn
V
CCCCC
CVCVCVCV
>
++++
´+´+´+´
...
...
321
332211
      (2.7) 
2.3 Multiple-Input Floating Gate CMOS Inverter 
Multiple- input floating gate CMOS inverter is shown in Fig. 2.4 [3]. V1, V2, 
V3,…,Vn are input voltages and C1, C2, C3 ,…,Cn are corresponding input capacitors.     
Eq. (2.6) is used to determine voltage on the floating gate of the inverter. Weighted sum 
of all inputs is performed at the gate and is converted into a multiple-valued input 
voltage, Vin at the floating gate. The switching of the floating gate CMOS inverter 
depends on whether Vin obtained from the weighted sum, is greater than or less than the 
inverter threshold voltage or inverter switching voltage (Fin). The switching voltage is 
computed from the voltage transfer characteristics of a standard CMOS inverter and is 
given by the following equation [5]. 
2
)( 1sgo
inv
F+F
=F          (2.8) 
Where Fg0 and Fs1 are the input voltages at which Vout is VDD-0.1V and 0.1V, 
respectively. Hence, the output (Vout) of a multi- input floating gate CMOS inverter is 
Vout  = HIGH (3V) if FF < Finv 
= LOW (0V) if FF > Finv       (2.9) 
The capacitance network in an n- input floating gate CMOS inverter is shown in           
Fig. 2.5 [31].  
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Figure 2.4: Multi- input floating gate CMOS inverter. 
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Figure 2.5: Capacitive networks formed for a multi- input floating gate CMOS inverter. 
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The gate oxide capacitance of a p-MOSFET, Coxp   is between the floating gate and n-well 
and is connected to VDD. Coxn is between the floating gate and p-substrate and is 
connected to VSS.  Cp is the capacitance formed between polysilicon floating gate and 
substrate. At this point, we should note the substrate potential so far has been assumed to 
be zero. But this is not so when it comes to the p-channel MOSFET in the inverter 
because the n-well is biased to VDD . Equation (2.6) is modified as follows. 
å
å
=
=
+
=F n
i
i
n
i
DDxpii
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VCtVC
t
0
1
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)(         (2.10) 
 Voltage on the floating gate is given by: 
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)(...
321
332211
    (2.11) 
Here VSS is taken to be the reference ground potential. Equation (2.11) becomes, 
poxpoxnn
oxpDDnn
F
CCCCCCC
CVCVCVCVCV
++++++
´+´+´+´+´
F =
...
...
321
332211
    (2.12) 
In Fig. 2.6, a 4- input CMOS inverter is shown for which a layout was drawn and 
simulation was done on the extracted SPICE netlist. All four input capacitors’ value was 
chosen to be 100 fF each. The input voltages to the capacitors are pulse waveforms with 
varying pulse widths and time periods. Figure 2.7 shows the layout of a 4- input floating 
gate CMOS inverter. A transient analysis is performed for the inverter for four different 
inputs. The maximum pulse voltage of the input waveforms is 3.0V. The switching 
threshold voltage of the floating gate MOSFET can be estimated from Eq. (2.13) as given 
below [32]. 
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Figure 2.6: A 4- input floating gate CMOS inverter. 
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         Figure 2.7: Layout of a 4- input floating gate CMOS inverter 
          Note: The capacitor dimension is 82.8µm x 18.4µm. 
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The values of VT n and VTp are obtained from SPICE parameters listed in Appendix A. 
The mobility ratio for n-MOSFET and p-MOSFET is assumed to be 2. The lengths Ln 
and Lp are set to minimum value used in 1.5µm n-well CMOS process. The values for Wp 
and Wn are calculated as 3.2µm and 10.4µm, respectively to satisfy Vinv = VDD/2.     
Figure 2.8 shows the simulated transfer characteristics of a 4- input floating gate CMOS 
inverter [32]. As the input voltage changes sequentially the output voltage varies. This 
corresponds to the steps seen in the output waveform of Fig. 2.8. Considering that we use 
this inverter for a digital application where the outputs need to be either ‘1’ or ‘0’, we see 
that the output is a perfect ‘1’ only when all 4 inputs are ‘0’(0V). It follows that the 
output is a perfect ‘0’ when all 4 inputs are ‘1’(3.0V). 
 2.4 Variable Threshold Voltage 
The uniqueness of multi- input floating gate inverter lies in the fact that the 
switching voltage can be varied by selection of those capacitor values through which the 
inputs are coupled to the gate. Ordinarily, varying the Wp/Wn ratios of the inverter does 
the adjustment of threshold voltage. In multi- input floating gate inverter, varying the  
coupling capacitances to the gate can vary the switching point in DC transfer 
characteristics.  
Figure 2.9(a) shows a 3- input floating gate CMOS inverter. The input capacitors 
are C1, C2 and Cin. Capacitors C1 and C2 are connected permanently to VDD and VSS, 
respectively. A 3.0V DC voltage is applied to input capacitor Cin. In this experiment, the 
values of C1, C2 and Cin were initially fixed at 100 fF each. The bias voltages, VDD and 
VSS are 3.0 V and 0 V, respectively. 
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Figure 2.8: Transfer characteristics of a 4- input floating gate CMOS inverter. 
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 The Wp/Wn ratio of the MOSFETs of the floating gate CMOS inverter is 8.0/20. Figures 
2.9(b-d) are essentially similar to Fig. 2.9(a) but the Wp/Wn ratios of the inverters are 
varied as shown in the figure. The input voltage given to each of the four circuits is the 
same. A DC analysis was performed using SPICE for all four configurations of Fig. 2.9. 
Figure 2.10 shows the voltage transfer characteristics for all four configurations of Fig. 
2.9. The switching voltage on each of the voltage transfer characteristics is marked. From 
the voltage transfer characteristics of Fig. 2.10, we see that as Wp/Wn ratio of the inverter 
increases, the switching voltage moves to the left. This can be explained by the shift in 
transfer characteristics to right as Wp/Wn ratio decreases [33]. 
We repeat the simulation for another set of inverters shown in Fig. 2.11, where 
the Wp/Wn ratio is maintained constant at 8.0/16.0. However, the size of capacitor C1 is 
increased by 100fF progressively. The same input voltage as in Fig. 2.9 is applied to the 
circuits. Figure 2.12 shows the DC voltage transfer characteristics for all four 
configurations of Fig. 2.11. From the voltage transfer characteristics, we notice that as the 
capacitor ratio C1/C2 increases, the output waveform shifts in to the right. This can be 
explained from Eq. (2.12) for multi- input floating gate CMOS inverter. The change in 
coupling capacitor ratio C1/C2 changes the potential fF on the floating gate. The output 
switches its state at different input voltages just as it would if the Wp/Wn  ratio were to be 
varied. The switching voltages marked on each of the voltage transfer characteristics are 
calculated from Eq. (2.8). 
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Figure 2.9(a-d): 3- input CMOS inverter with Wp/Wn  ratios of 0.4, 0.5, 0.67 and 0.8 ,      
respectively. 
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Figure 2.10: Transfer characteristics of 3- input floating gate CMOS inverters shown in  
Fig. 2.9 with Wp/Wn  ratios of 0.4, 0.5, 0.67 and 0.8. 
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Figure 2.11(a-d): 3- input floating gate CMOS inverter with capacitor C1 varied from 
100fF to 400fF. 
 
Vin
VDD(3V)
VSS(GND)
Vout
C1
Cin
C2
W/L=8.0/1.6
W/L=16.0/1.6
100ff
100ff
100ff
Vin
VDD(3V)
VSS(GND)
Vout
C1
Cin
C2
W/L=8.0/1.6
W/L=16.0/1.6
200ff
100ff
100ff
CL CL
 33 
 
 
 
 
 
 
 
Figure 2.12: Output waveforms for CMOS inve rters with capacitor ratio C1/C2 varied  
from 1 to 4. 
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2.5 Unit Capacitance 
The floating gate CMOS circuit design layout faces certain shortcomings in 
fabrication process. Due to fabrication process variations in runs employed, designed 
capacitors may not turn out to be of right values. Some of the floating gate designs are 
sensitive to capacitor changes and this may change the output values. The key factor in 
designing capacitor values for multi- input floating gate designs is to start with a unit 
capacitance value [34]. The rest of the capacitors in the circuits are either unit value or 
integral multiples of it. The area capacitance parameter between poly1 and poly2 layers 
in 1.5mm standard CMOS process [35] varies from 580aF/mm2 to 620aF/mm2 for different 
runs. Since we do not have prior knowledge of which run would be used in fabrication of 
our chip an average value has been used. In our design we have used 596aF/mm2. 
Table 2.1 shows the minimum and maximum capacitance values obtained 
considering variations in area capacitance parameter. This table also includes the 
capacitor values in case of edges being shortened by 0.5mm and 1.0mm. The percentage 
variation in capacitance from desired value and the worst-case scenario of edges being 
reduced by 1mm is calculated. 
For 10fF %change = =´
-
100
536.9
32.2536.9
76% 
For 20fF %change = =´
-
100
456.21
28.9456.21
57% 
For 100fF %change = =´
-
100
724.100
18.70724.100
30% 
For 500fF %change = =´
-
100
236.501
5.364236.501
27% 
.  
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Table 2.1.Variation in unit capacitance with respect to area and capacitance 
Note: C’ is the capacitance per unit area 
 
 
Unit 
Capacitance 
Area 
Required 
C’ 
580 aF/µm2 
C’ 
596 aF/µm2 
C’ 
620 aF/µm2 
4 µ x  4 µ 9.280fF 9.536 fF 9.920 fF 
3 µ x  3 µ 5.220fF 5.364 fF 5.580 fF 
 
10 fF 
2 µ x  2 µ 2.320fF 2.384 fF 2.480 fF 
6 µ x  6 µ 20.880fF 21.456 fF 22.320 fF 
5 µ x  5 µ 14.5fF 14.9 fF 15.5 fF 
 
20fF 
3 µ x  3 µ 9.28fF 9.536 fF 9.920 fF 
13 µ x  13 µ 98.020fF 100.724 fF 104.780 fF 
12 µ x  12 µ 83.520fF 85.824 fF 89.280 fF 
 
100fF 
11 µ x  11 µ 70.180fF 72.116 fF 75.020 fF 
29 µ x  29 µ 487.78fF 501.236 fF 521.420 fF 
28 µ x  28 µ 454.72fF 467.264 fF 486.080 fF 
 
500fF 
27 µ x  27 µ 364.5fF 434.484 fF 451.980 fF 
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From the above calculation, it is seen that, greater the unit capacitance value when 
compared to gate capacitance value, lesser is the variation. The probability of the 
functionality being affected reduces significantly in this case. To maintain the percentage 
change in capacitor value, due to fabrication process, within 30% we need to use a unit 
capacitance value of atleast 500 fF. 
2.6 Design Issues 
An important factor affecting the accuracy of inversion threshold voltage is the 
presence of residual charge on floating gate after fabrication processes. The residual 
charge alters QF, the charge on floating gate that is responsible for fixing the inversion 
threshold voltage. This may vary from device to device also causing inaccuracies in 
output logic levels desired. However, such residual charges can be reduced by exposure 
to ultraviolet light irradiation. With such UV irradiation technique, it has been shown that 
initially fluctuating voltage converges to one final steady value [18, 28].  
Floating gate CMOS inverter gives a degraded output level when inputs are not 
uniform. Consider a multi- input floating gate CMOS inverter with three inputs with 
coupling capacitances of 500fF each. When all three input are at logic ‘HIGH’ (3 V) and 
all three inputs are at logic ‘LOW’ (0V) then the voltage on the floating gate, fF, is 
calculated using Eq.(2.12),  as shown below. 
301500
350035003500
+
´+´+´
F =F =2.9V 
where Cox is approximated to 30ff. 
301500
050005000500
+
´+´+´
F =F =0V 
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When one of the inputs is logic ‘HIGH’ or two of the inputs are ‘HIGH’ then the voltage 
on floating gate is calculated as follows, 
301500
050035003500
+
´+´+´
F =F =1.96V 
301500
350005000500
+
´+´+´
F =F =0.3V 
In these cases described above, the output does not swing completely between 3 V 
and 0V as all inputs do not have the same logic level. Figure 2.13 shows simulated 
waveforms for the above mentioned inverter. VC1, VC2 and  VC3 are the input waveforms 
and VOUT is the output waveform. From Fig. 2.13 we see that when all three inputs are at  
‘0’ the output voltage swings between 0V and 3V, but when one of the inputs is logic 
‘HIGH’ or two of the inputs is ‘HIGH’ the output voltage swing is between 0V and 2.5V. 
In such a case the output needs to be buffered to give complete swing. 
Simulation techniques used for multi- input floating gate CMOS circuits are 
different from a standard CMOS inverter. Simulation using SPICE gives the problem of 
DC convergence. It views the capacitors as open circuits initially and stops the simulation 
run. To overcome the problem different approaches have been explained in [6, 7, 36]. 
These techniques employ additional use of resistors and voltage controlled voltage 
sources (VCVS) for specifying the initial floating gate voltage. We have used the method 
suggested by Yin et al  [6], which is described in Appendix C.  
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Figure 2.13. Input and output waveforms for a 3-input floating gate CMOS inverter     
showing degraded output of 2.5V as well as perfect output of 3.0V. Note: W/L ratio of 
the n-MOSFET = 4.0/1.6, W/L of p-MOSFET = 8.0/1.6, CL = 0.1pF. 
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Chapter 3 
The ALU Design 
3.1 The ALU Design and Operation 
A 4-bit ALU has been designed for 3.0 V operation in which, the full adder 
design has been implemented using MIFG CMOS inverters. The ALU has four stages, 
each stage consisting of three parts: a) input multiplexers b) full adder and c) output 
multiplexers. The ALU performs the following four arithmetic operations, ADD, 
SUBTRACT, INCREMENT and DECREMENT. The four logical operations performed 
are EXOR, EXNOR, AND and OR. The input and output sections consist of 4 to 1 and 2 
to 1 multiplexers. The multiplexers were designed using the pass transistor logic.  A set 
of three select signals has been incorporated in the design to determine the operation 
being performed and the inputs and outputs being selected. Figure 3.1 shows the 4-bit 
ALU with the CARRY bit cascading all the way from first stage to fourth stage. In Fig. 
3.1, the ALU design consisting of eight 4 to 1 multiplexers, eight 2 to 1 multiplexers and 
four full adders. The 4-bit ALU was designed in 1.5mm, n-well CMOS technology.  This 
chapter explains in detail the 4-bit ALU design. All of the multiplexers have been 
implemented using pass transistors, and the full adder alone has been designed using 
MIFG CMOS logic. Each stage is discussed in detail in the further sections of this 
chapter. 
3.1.1 Multiplexer Design 
The multiplexers have been used in the ALU design for input and output signals 
selection. The multiplexer is implemented using pass transistors [33, 37]. This design is  
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Figure 3.1: Block diagram of a 4-bit ALU. 
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simple and efficient in terms of area and timing. The pass transistor design reduces the 
parasitic capacitances and results in fast circuits.  
There are two kinds of multiplexers implemented: 2 to 1 multiplexer and 4 to 1 
multiplexer. Figure 3.2 shows the block diagram of a 4 to 1 MUX and Fig. 3.3 shows the 
circuit level diagram of the 4 to 1 MUX. Figure 3.4 shows the block diagram of a 2 to 1 
MUX and Fig. 3.5 shows the circuit level diagram of the 2 to 1 MUX. The output of the 
multiplexer stage is passed as input to the full adder. A combination of the 2 to 1 MUX 
and 4 to 1 MUX at the input and output stage selects the signals depending on the 
operation being performed. Transmission gates select one of the inputs based on the value 
of the control signal. The input and select signals have been named as INn and Sn 
respectively, with the subscript n indicating the correct signal number. The input and the 
output stages have a combination of 2 to 1 multiplexer and 4 to 1 multiplexer to select 
one signal from a set of four signals. Figures 3.6 and 3.7 show how this logic has been 
implemented at input and output stage, respectively. The select signals are S0, S1 and S2. 
Signal S2 determines if the operation being performed is arithmetic or logical. The select 
signals S0 and S1 pick one of the four inputs or output signals and hence determine which 
of the four arithmetic or logical operations should be performed. For S2 = 0, one of the 
four arithmetic operations is performed and for   S2 = 1, one of the four logical operations 
is performed. Table 3.1 shows the truth table for 4 to 1 MUX and Table 3.2 shows the 
truth table for 2 to 1 MUX. 
3.1.2 Full Adder Design 
In ALU, full adder forms the core of the entire design. The full adder performs the 
computing function of the ALU. 
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Figure 3.2: Block diagram of a 4 to 1 multiplexer. 
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Figure 3.3: Circuit diagram of 4 to 1 multiplexer using pass transistors. 
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Figure 3.4: Block diagram of a 2 to 1 multiplexer. 
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Figure 3.5: Circuit level diagram of a 2 to 1 multiplexer. 
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Figure 3.6: Block diagram of multiplexer logic at the input stage. 
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Figure 3.7: Block diagram of multiplexer logic at the output stage. 
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Table 3.1 Truth table of a 4 to 1 multiplexer 
 
Select signal S1 Select signal S2 Selected input 
0 0 IN0 
0 1 IN1 
1 0 IN2 
1 1 IN3 
 
 
 
 
Table 3.2 Truth table of a 2 to 1 multiplexer 
 
Select signal S2 Operation performed 
0 Arithmetic 
1 Logical 
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A full adder could be defined as a combinational circuit that forms the arithmetic sum of 
three input bits [38]. It consists of three inputs and two outputs. In our design, we have 
designated the three inputs as A, B and CIN. The third input CIN represents carry input to 
the first stage. The outputs are SUM and CARRY. Figure 3.8 shows the logic level 
diagram of a full adder. The Boolean expressions for the SUM and CARRY bits are as 
shown below. 
INCBASUM ÅÅ=          (3.1) 
ININ CBCABACARRY ·+·+·=        (3.2) 
SUM bit is the EXOR function of all three inputs and CARRY bit is the AND function of 
the three inputs. The truth table of a full adder is shown in Table 3.3.  The truth table also 
indicates the status of the CARRY bit; that is to say, if that carry bit has been generated 
or deleted or propagated. Depending on the status of input bits A and B, the CARRY bit 
is either generated or deleted or propagated [8]. If either one of A or B inputs is ‘1’, then 
the previous carry is just propagated, as the sum of A and B is ‘1’. If both A and B are 
‘1’s then carry is generated because summing A and B would make output SUM ‘0’ and 
CARRY ‘1’. If both A and B are ‘0’s then summing A and B would give us ‘0’ and any 
previous carry is added to this SUM making CARRY bit ‘0’. This is in effect deleting the 
CARRY. To construct an n-bit adder we have to cascade n such 1-bit adders. We have 
used this ripple carry adder (RCA) configuration in our ALU design. 
In RCA, the CARRY bit ripples all the way from first stage to nth  stage. Figure 
3.9 shows the block diagram of a four-bit ripple carry adder. The delay in a RCA depends 
on the number of stages cascaded and also the input bits’ patterns. 
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Figure 3.8: Logic level diagram of a full adder. 
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Table 3.3 Truth table of a full adder 
 
 
 
 A  B CIN SUM CARRY Carry Status  
0 0 0 0 0 Delete 
0 0 1 1 0 Delete 
0 1 0 1 0 Propagate 
0 1 1 0 1 Propagate 
1 0 0 1 0 Propagate 
1 0 1 0 1 Propagate 
1 1 0 0 1 Generate 
1 1 1 1 1 Generate 
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For certain input patterns, a CARRY is neither generated nor propagated. This way the 
CARRY bit need not ripple through the stages. This effectively reduces the delay in the 
circuit. On the other hand, certain input patterns generate carry bit in the first stage itself, 
which might have to ripple through all the stages. This definitely increases the delay in 
the circuit. The propagation delay of such a case, also called critical path, is defined as 
worst-case delay over all possible input patterns. In a ripple carry adder, the worst-case 
delay occurs when a carry bit propagates all the way from least significant bit position to 
most significant bit position. The total delay of the adder would be an addition of delay of 
a SUM bit and delay of a CARRY bit multiplied by number of bits minus one in the input 
word, given by Eq. (3.3) [37, 38]. 
Tadder = (N-1) Tcarry + Tsum         (3.3) 
Where N is number of bits in input word, Tcarry and Tsum  are propagation delays from one 
stage to another. For an efficient ripple carry adder, it is important to reduce Tcarry than 
Tsum as the former influences the total adder delay more. 
In our design, we have implemented the full adder design using MIFG CMOS 
devices. Essentially the SUM bit of a full adder involves building of XOR gates to realize 
its function and similarly CARRY bit needs AND gates to realize its Boolean expression. 
The logic function of XOR gate can be realized using MIFG CMOS transistors. The full 
adder constructed from MIFG devices uses only eight transistors, four MIFG transistors 
and four conventional transistors. Figure 3.10 shows the XOR logic in MIFG CMOS, 
required for generating the SUM output of the full adder. The unit size capacitance is  
500 fF and other capacitors are integral multiples of the unit size capacitor.   
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Figure 3.9: Block diagram of a 4-bit ripple carry adder. 
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Inverters #1 and #2 are MIFG CMOS inverters and inverter #3 is a standard 
inverter required to complement the output from the MIFG inverters #1 and #2. The 
inputs to the first MIFG inverter are A, B and CIN.  MIFG CMOS inverter #1 acts as the 
pre-gate input to inverter #2. The voltage on the floating gate of inverter #1 is determined 
by the following equation,                                                                                               
p
CINBA 
F
CCC
)VVC(V
  
++
++
=F
03
        (3.4) 
Where VA, VB and VC are input voltages. C is the coupling capacitance for each input and 
C0 is the gate oxide capacitance and Cp is the parasitic capacitance. From extracted 
netlists of trial designs, we approximated the sum of gate oxide and parasitic capacitances 
to be nearly 250 fF. According to the principle of operation of the MIFG CMOS inverter, 
the output of inverter #1, V1, changes state when FF goes above the threshold value of 
the device. The threshold voltage, Vth is approximately taken as 1.0V for n-MOSFET. 
Equations (3.5-3.8) show the calculation of FF for three exclusive combinations of inputs 
A, B and CIN using Eq. (3.4). The input voltage signals are set at 3V for logic ‘1’ and 0V 
for logic ‘0’.  
2505003
0500000500
+´
´+++´
=F
)(
  
 
F =0V      (3.5) 
so FF < Vth . Hence V1 is HIGH (logic ‘1’). 
 
2505003
0500300500
+´
´+++´
=F
)(
  
 
F =0.85V      (3.6) 
so FF < Vth . Hence V1 is HIGH (logic ‘1’). 
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Figure 3.10: XOR gate using MIFG CMOS inverters to generate SUM bit. 
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2505003
0500330500
+´
´+++´
=F
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F =1.7V      (3.7) 
so FF > Vth  . Hence V1 is LOW (logic ‘0’). 
2505003
0500333500
+´
´+++´
=F
)(
  
 
F =2.5V      (3.8) 
so FF > Vth . Hence V1 is LOW (logic ‘0’). 
The output, V1 is the input for MIFG inverter #2 along with inputs are A, B and CIN . The 
value of FF for the inverter #2 is computed by the following equation, 
p
CINBA
F
CCC
CVVCVC VC
F
++
+´+´+´
=
0
1
5
2
      (3.9) 
The output of MIFG inverter #2 should go LOW (logic ‘0’) only when odd number of 
inputs is HIGH (logic ‘1’) to realize an XOR function. Hence weight of capacitor 
coupling V1 to MIFG inverter #2 should be decided accordingly. We set the weight of 
coupling capacitor for input V1 to 2C in the second stage. This allows for the floating 
gate voltage FF of MIFG inverter #2 to be pulled LOW (logic ‘0’) even when just one of 
the inputs is HIGH (logic ‘1’). This is shown in Eqs. (3.10-3.13) below. The output V1, 
however, is not completely pulled up to VDD (3V). It is degraded to around 1.9V. This 
has been addressed as one of the design issues in the second chapter, pages 37-39. 
Substituting the values for voltage V1 from Eqs. (3.5-3.8), the value of FF is calculated 
for exclusive combinations of inputs A, B, Cin, using equation 3.9.  The calculations are 
shown as follows, 
 
5505005
9.12000500
+´
´+++´
=
) (
F F =0.6V      (3.10)  
so FF < Vth . Hence SUM is LOW (logic ‘0’). 
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5505005
9.12300500
+´
´+++´
=
) (
F F =1.10V      (3.11) 
so FF > Vth  . Hence SUM is HIGH (logic ‘1’). 
5505005
02330500
+´
´+++´
=
) (
F F =0.98V      (3.12) 
so FF < Vth . Hence SUM is LOW (logic ‘0’). 
5505006
02333500
+´
´+++´
=
) (
F F =1.5V       (3.13) 
so FF > Vth  . Hence SUM is HIGH (logic ‘1’). 
Table 3.4 gives the truth table for the SUM bit from Fig. 3.10 and also shows the 
value of FF compared to threshold voltage, Vth, for each of the inputs bits’ combination.  
Figure 3.11 shows the AND logic required for generating the CARRY output of the full 
adder. Each input capacitor in Fig. 3.11 is a unit size capacitance of 500ff. Inverter #1 is a 
MIFG CMOS inverter and inverter #4 is a standard inverter required to complement the 
output from the MIFG inverter. The inputs to the MIFG inverter are A, B and CIN. The 
voltage on the floating gate of inverter #1 is determined by the following equation,                                                                                              
p
CINBA 
F
CCC
)VVC(V
  
++
++
=F
03
        (3.14) 
Equations (3.15-3.17) show the calculation of FF for three  exclusive combinations of 
inputs are A, B and CIN , using Eq. (3.14) and hence the status of output CARRY   
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F =0V       (3.15) 
 
so FF < Vth. Hence CARRY is LOW (logic ‘0’). 
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F =0.85V      (3.16) 
so FF < Vth. Hence CARRY is LOW (logic ‘0’). 
2505003
330500
+´
++´
=F
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F =1.7V      (3.17) 
so FF > Vth. Hence CARRY is HIGH (logic ‘1’). 
2505003
)333500
+´
++´
=F
 
F
(
  =2.5V      (3.18) 
so FF > Vth. Hence CARRY is HIGH (logic ‘1’). 
Table 3.5 shows the truth table generated by inverter pair #1 and #4 from         
Fig. 3.11 for the CARRY bit. The value of FF is compared with threshold voltage Vth. 
The combined logic for SUM and CARRY forming a complete full adder design is 
shown in Fig. 3.12. To realize a 2- input OR function, additional circuitry using MIFG 
MOSFETs is added to the full adder circuit. Figure 3.13 shows the additional circuit 
needed to realize a 2- input OR gate. This table is similar to the truth table of an OR gate. 
In Fig. 3.13, the voltage on the floating gate of inverter #5 is determined by the equation; 
p
DDBA 
F
CCC
V C) VC(V
  F
++
´++
=
03
       (3.19) 
Voltage on floating gate of inverter #5 goes above threshold voltage whenever one of the 
input bits goes HIGH. Inverter #6 complements the output of the MIFG inverter #5 to 
perform OR operation on inputs A and B. In the design of OR gate, we need the floating 
gate voltage FF to go higher than threshold voltage whenever at least one input goes 
HIGH. To realize this design with given MOSFET parameters, we see the need to 
precharge the floating gate to a certain voltage level. This is done by adding a unit 
capacitor which is connected permanently to VDD .  
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Table 3.4 Truth table generated by inverters 1, 2 and 3 for SUM bit 
 
 
VA VB VCIN V1 F F                    Vth Sum-bit: 
inverter #3 output 
0 0 0 1 FF  = 0.6 < Vth 0 
0 0 1 1 FF  = 1.1 > Vth 1 
0 1 0 1 FF  = 0.98 < Vth 1 
0 1 1 0 FF  = 0.98 < Vth 0 
1 0 0 1 FF = 1.1 > Vth 1 
1 0 1 0 FF = 0.98 < Vth 0 
1 1 0 0 FF  = 0.98 < Vth 0 
1 1 1 0 FF  = 1.5 > Vth 1 
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#1
VDD(3V)
VSS(GND)
VA
VB
VCIN
CARRY
(13.6/1.6)
(8.4/1.6)
500ff
500ff
500ff
Inverter #4
W/L (n-MOSFET) = 8.8/1.6
W/L (p-MOSFET) = 10.4/1.6
 
 
 
 
Figure 3.11: AND gate using MIFG CMOS inverter to generate CARRY bit.  
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Table 3.5 Truth table generated by inverters #1 and #4 for CARRY bit. 
 
 
VA VB VCIN V1 F F                    Vth Carry-bit: 
inverter #4 output 
0 0 0 1 FF  = 0 < Vth 0 
0 0 1 1 FF  = 0.85 < Vth 1 
0 1 0 1 FF  = 085 < Vth 1 
0 1 1 0 FF  =1.7 > Vth 0 
1 0 0 1 FF = 0.85 < Vth 1 
1 0 1 0 FF = 1.7 > Vth 0 
1 1 0 0 FF  = 1.7 > Vth 0 
1 1 1 0 FF  = 2.5 > Vth 1 
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#1 #2
VDD(3V)
VSS(GND)
VA
VB
VCIN SUM
CARRY
(13.6/1.6)
(8.4/1.6)
(13.6/1.6)
(19.6/1.6)
500ff
500ff
500ff
500ff
500ff
500ff
1000ff
Inverter #3
Inverter #4
W/L (n-MOSFET ) = 8.8/1.6
W/L (p-MOSFET ) = 10.4/1.6
W/L (n-MOSFET ) = 8.8/1.6
W/L (p-MOSFET ) = 10.4/1.6
 
 
 
Figure 3.12: Full adder design using MIFG CMOS transistors. 
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#5
500ff
500ff
500ff
VDD(3V)
VSS(GND)
VA
VB
(13.6/1.6)
(8.4/1.6)
Inverter #6
A OR B
VDD(3V)
W/L (n-MOSFET) = 8.8/1.6
W/L (p-MOSFET) = 10.4/1.6
 
 
 
 
Figure 3.13: OR gate using MIFG CMOS inverters. 
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This makes the floating gate of inverter #5 sensitive to small changes in voltage on it. So 
even if one input goes HIGH, FF pulls the output of the MIFG inverter to LOW. 
Equations (3.20-3.22) show the calculations for OR output bit using Eq. (3.19), for all 
exclusive combinations of inputs A and B. 
2005003
3500)00500
+´
´++´
=
 (
  F
 
F =0.8V      (3.20) 
so FF < Vth. Hence OR bit  is LOW (logic ‘0’). 
2005003
3500)30500
+´
´++´
=
 (
  F
 
F =1.8VV      (3.21) 
so FF > Vth. Hence OR bit is HIGH (logic ‘1’). 
2005003
3500)33500
+´
´++´
=
 (
  F
 
F =2.6V      (3.20) 
so FF > Vth. Hence OR bit is HIGH (logic ‘1’). 
Table 3.6 shows how the output bit is obtained by variation of FF for different 
combinations of input bits and comparison of FF with threshold voltage Vth. 
The full adder design along with the additional OR gate logic comprises of twelve 
transistors as shown in Fig. 3.14. This circuit put together performs four arithmetic 
functions; ADD, SUBTRACT, INCREMENT and DECREMENT and four logical 
operations; EXOR, EXNOR, AND and OR.  
3.1.3 ALU Design 
Each stage of the 4-bit ALU is comprised of the full adder block and the 
multiplexer block at the input and output stages. Figure 3.15 shows the block diagram of 
the ALU for all four stages. Each stage of the ALU has five inputs given to it; Logic ‘1’, 
Logic ‘0’, A, B and complement of B (B’). Logic ‘1’ and Logic ‘0’ are realized by tying  
 65 
 
 
 
 
 
Table 3.6 Truth table generated by inverter pair #5 and #6 for the OR gate 
 
 
 
VA VB     F F             Vth OR output: 
inverter #6 output 
0 0 FF  = 0.8 < Vth 0 
0 1 FF  = 1.8 > Vth 1 
1 0 FF  = 1.8 > Vth 1 
1 1 FF  = 2.6 > Vth 1 
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#5
500ff
500ff
500ff
VDD(3V)
VSS(GND)
(13.6/1.6)
(8.4/1.6)
Inverter #6
A OR B
W/L (n-MOSFET) = 8.8/1.6
W/L (p-MOSFET) = 10.4/1.6
#1 #2
VDD(3V)
VSS(GND)
VA
VB
VCIN SUM
CARRY
(13.6/1.6)
(8.4/1.6)
(13.6/1.6)
(19.6/1.6)
500ff
500ff
500ff
500ff
500ff
500ff
1000ff
Inverter #3
Inverter #4
W/L (n-MOSFET) = 8.8/1.6
W/L (p-MOSFET) = 10.4/1.6
W/L (n-MOSFET) = 8.8/1.6
W/L (p-MOSFET) = 10.4/1.6
VDD(3V)
 
Figure 3.14: Full adder design using MIFG CMOS transistors for arithmetic and logic 
operations. 
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the inputs to VDD and VSS, respectively in Fig. 3.15. The inputs, Logic ‘1’ and Logic ‘0’ 
are used for the INCREMENT and DECREMENT operations respectively. The 
complement of B is used for SUBTRACTION operation. The full adder performs the 
SUBTRACT operation by two’s complement method. An INCREMENT operation is 
analyzed as adding a ‘1’ to the addend and DECREMENT is seen as a subtraction 
operation. The outputs from the full adder are SUM, EXOR, EXNOR, AND and OR. 
Based on the condition of the select signals, the multiplexer stage selects the appropriate 
inputs and gives it to the full adder. The full adder computes the results. The multiplexer 
at the output stage selects the appropriate output and sends it out. Table 3.7 shows the 
truth table for the operations performed by the ALU based on the status of the select 
signals. 
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4:1 MUX 2:1 MUX FULL ADDER 4:1 MUX 2:1 MUX
S0 S1 S0 S1S2
OUT0
SUM0
AND0
EXOR0
EXNOR0
OR0
A0
Logic 1
B0
B0'
Logic 0
4:1 MUX 2:1 MUX FULL ADDER 4:1 MUX 2:1 MUX
S0 S1 S0 S1S2
OUT1
SUM1
AND1
EXOR1
EXNOR1
OR1
A1
Logic 1
B1
B1'
Logic 0
4:1 MUX 2:1 MUX FULL ADDER 4:1 MUX 2:1 MUX
S0 S1 S0 S1S2
OUT2
SUM2
AND2
EXOR2
EXNOR2
OR2
A2
Logic 1
B2
B2'
Logic 0
4:1 MUX 2:1 MUX FULL ADDER 4:1 MUX 2:1 MUX
S0 S1 S0 S1S2
OUT3
SUM3
AND3
EXOR3
EXNOR3
OR3
A3
Logic 1
B3
B3'
Logic 0
C0
C1
C2
C3
CINB0
B1
B2
B3
 
 
 
Figure 3.15: Block diagram of a 4-bit ALU. 
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Table 3.7 Truth table for the 4-bit ALU. 
 
 
S2 S1 S0 Operation performed 
0 0 0 INCREMENT 
0 0 1 DECREMENT 
0 1 0 ADDITION 
0 1 1 SUBTRATION 
1 0 0 AND 
1 0 1 OR 
1 1 0 EXOR 
1 1 1 EXNOR 
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Chapter 4 
Design Issues, Simulations and Experimental Data 
This chapter discusses the simulation and design issues associated with our ALU. 
The experimental data has also been presented. The 4-bit ALU is designed using Tanner 
L-Edit 8.03 tool in standard 1.5mm CMOS technology. The design is simulated using 
MicroSim Pspice tool. The SPICE level 3 MOS model parameters was used for pre-
layout and post- layout simulations. The level 3 MOS model parameters are listed in    
Appendix A. 
4.1 Multiplexer  
The PMOS transistors in 4:1 multiplexer and 2:1 multiplexer have been designed 
with a W/L ratio of 9.6/1.6 and NMOS transistors with a W/L ratio of 4.0/1.6. The width 
of PMOS transistors in multiplexers have been increased to reduce rise and fall times. 
Figure 4.1 shows the layout of a 2 to 1 MUX. Figure 4.2 shows the layout of a 4 to 1 
MUX. The MUX output, selected from inputs IN0, IN1, IN2 and IN3, depending on the 
status of select signals S0 and S1 is tabulated in Table 4.1. The 4 to 1 MUX designed was 
simulated by testing it for various combinations of select signals shown in Fig. 4.3.  IN0 is 
an input pulse of period 200ns, IN1 is a constant voltage of 3V, IN2 is complement of 
pulse IN0 and IN3 is a constant voltage of 0V. Table 4.2 shows time period and status of 
select signals S0 and S1 and output, Vout based on the select signals. In this figure, the 
output waveform Vout  follows one of the four inputs depending on status of select signals 
S0 and S1. 
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Figure 4.1: Layout of a 2 to 1 MUX. 
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Figure 4.2: Layout of a 4 to 1 MUX. 
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Table 4.1 Truth table of a 4 to 1 multiplexer 
 
 
Select signal S1 Select signal S2 Selected input 
0 0 IN0 
0 1 IN1 
1 0 IN2 
1 1 IN3 
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50ns 100ns 150ns 200ns 250ns 300ns
0V
3V
0V
3V
0V
3V
 S1
0ns
TIME
350ns
0V
3V
 S0
0V
3V
0V
3V
IN0
IN1
IN2
IN3
t
t
t
t
t
t
t
Vout
0V
3V
 
Figure 4.3: 4 to 1 MUX output waveforms  for all combinations of select signals S0 and 
S1. 
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Table 4.2 Time period and status of select signals S0 and S1 and value output Vout based 
on the select signals 
 
 
 
Time duration Select signals status  Output of MUX 
0-100ns S0 = 1  S1 = 1 Vout = IN3 (‘0’) 
100-200ns S0 = 1  S1 = 0 Vout = IN2(‘1’) 
200-300ns S0 = 0  S1 = 1 Vout = IN1(‘1’) 
300-400ns S0 = 0  S1 = 0 Vout = IN0(‘0’) 
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4.2 Full Adder  
The MIFG inverter has been realized using first polysilicon for the floating gate 
and input voltages are coupled via capacitors to the gate using second polysilicon 
contacts. Figure 4.4 shows a MIFG CMOS full adder circuit. In Fig. 4.4, inverters #1 and 
#2 are MIFG CMOS inverters and inverters #3 and #4 are conventional CMOS inverters. 
The inputs are coupled capacitively to the MIFG inverters. When MIFG inverter #1 and 
#2 are cascaded, input capacitors of MIFG inverter #2 act as load for inverter #1. From 
the SPICE netlist, the parasitic capacitances are in the range of 100fF-400fF. These input 
capacitors also add up to the parasitic capacitance already present on the floating gates of 
MIFG inverters. These capacitances cause rise and fall times of input signals to increase. 
Slow rise and fall times cause delay in the output waveforms. It is therefore necessary to 
resize the transistors by increasing their W/L ratios. The W/L ratios of MIFG inverter #1 
for PMOS and NMOS transistors are 13.6/1.6 and 8.4/1.6, respectively. In the cascaded 
stage, MIFG inverter #2 has a large parasitic capacitance of 300fF on its gate. This causes 
increase in the rise and fall times of the input waveform. W/L ratio of the NMOS 
transistor has been increased to 19.6/1.6 to reduce the fall time of the output of inverter 
#2, which is the invert of SUM bit. However, the outputs of the MIFG inverters #1 and 
#2 still have slow rise and fall times. The result of this is, the SUM and CARRY bit 
waveforms have slow rise and fall times. To reduce these transition times, the  Wp/Wn 
ratios of the conventional inverters #3 and #4 were set to 10.4/8.8. The layout of the full 
adder is shown in Fig. 4.5. The full adder design occupies an area of 293 x 160mm2.  
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#1 #2
VDD(3V)
VSS(GND)
VA
VB
VCIN SUM
CARRY
(13.6/1.6)
(8.4/1.6)
(13.6/1.6)
(19.6/1.6)
500ff
500ff
500ff
500ff
500ff
500ff
1000ff
(10.4/1.6)(10.4/1.6)
#3 #4
(8.8/1.6)(8.8/1.6)
SUM'
#5 #6
VDD(3V)
VSS(GND)
(A + B)VDD
(13.6/1.6)
(8.4/1.6)
(10.4/1.6)
(8.8/1.6)
500ff
500ff
500ff
 
Figure 4.4: Circuit diagram of a full adder, with additional OR logic, using MIFG CMOS 
inverters. 
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Figure 4.5: Layout of a full adder. 
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In our design, we have added buffers at the output of each stage of the 4-bit ALU, 
to improve delay of output signals. We have used buffers with the Wp/Wn increasing 
progressively with each stage [39]. At each stage of the 4-bit ALU, the output from the 
multiplexer stage at the output is taken to a buffer chain. Four inverters of increasing  
Wp/Wn  ratios form the buffer chain. The  Wp/Wn  ratios are 9.6/7.6, 14.8/9.6, 16.4/13.2 
and 20.8/13.2 where Lp = Ln = 1.6mm The buffer stages also decrease distortion of the 
waveforms at the output stages.  
In SPICE, simulations for the full adder circuit, the supply voltage VDD is 3.0V 
and VSS is 0.0V. Appendix A shows the SPICE LEVEL 3 MOS model parameters. The 
voltage levels of input pulse depicting ‘1’ and ‘0’ states are 3V and 0V, respectively. The 
input waveforms were pulse waveforms of following frequencies: 10MHz and 5MHz 
with 5 ns rise and fall times. The layout was extracted to obtain the SPICE netlist. Adding 
resistors as explained in Appendix C modified the netlist to solve the problem of DC 
convergence in SPICE. By adding appropriate input signals, transient analysis was 
performed. Figure 4.6 shows the waveforms of the input signals and the output 
waveforms of SUM and CARRY bits. Input A is a pulse of 10MHz. Input B a pulse of 
5MHz. Input CIN is a pulse of 5MHz. The SUM and CARRY bit waveforms are as shown 
in Fig. 4.6. 
4.3 Arithmetic Logic Unit 
The 4-bit ALU comprises of 4 to 1 and 2 to 1 multiplexers at the input and output 
sides and full adder with additional logic. The full adder is configured as ripple carry 
adder. S0, S1 and S2 are the select signals that decide the operation being performed. The 
truth table for the eight operations performed by the ALU is shown in Table 4.3. 
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50ns 100ns 150ns 200ns 250ns 300ns
0V
3V
0V
3V
0V
3V
0V
3V
0V
3V
INPUT CIN
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CARRY
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TIME
t
t
t
t
t
 
 
 
Figure 4.6: Post layout simulated waveforms for the full adder showing SUM and    
CARRY bits. 
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Table 4.3 Truth table of a 4-bit ALU 
 
 
S2 S1 S0 Operation performed 
0 0 0 INCREMENT 
0 0 1 DECREMENT 
0 1 0 ADDITION 
0 1 1 SUBTRATION 
1 0 0 AND 
1 0 1 OR 
1 1 0 EXOR 
1 1 1 EXNOR 
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Signal S2 is connected to logic ‘0’ for arithmetic operations, and connected to logic ‘1’ 
for logical operations. The multiplexer logic at the output side of each stage of the ALU 
gives the final output. For logical operations the output of each stage is independent of 
the other stages. In case of arithmetic operations, the carry ripples from LSB to MSB 
position. Therefore the output of each stage depends on the previous stage.  
For the layout of the 4-bit ALU, four stages of the full adder are cascaded in 
ripple carry adder configuration. The layout of the 4-bit ALU is shown in Fig. 4.7. The 
entire layout was placed in the 1.5m padframe. Connections were made for inputs, 
outputs, supply voltages and ground pins on the padframe. The chip layout before 
fabrication is shown in Fig. 4.8. The design was fabricated in AMI 1.5mm CMOS 
process. The photograph of fabricated 4-Bit ALU chip is shown in Fig. 4.9. The 4-Bit 
ALU occupies approximately an area of 830 x 935 mm2. The photograph of the chip 
including padframe is shown in Fig. 4.10.  
SPICE simulations for the 4-bit ALU were done for post- layout extracted netlists. 
The post- layout extracted netlist was modified to overcome the DC convergence problem 
of the simulator. Two pulse trains of frequencies 10MHz and 5MHz were applied to the 
inputs.  The select signal S0 was tied to logic ‘0’ for ARITHMETIC operations and tied 
to logic ‘1’ for LOGIC operations. The post- layout SPICE simulation waveform for 
arithmetic operation ADDITION is shown in Fig. 4.11. For SUBTRACTION, two’s 
complement method is used. The multiplexer stage at the input passes on the complement 
of input B to the full adder. The input, CIN is set to ‘1’. Adding inputs A, B’ (which is 
complement of B) and CIN, in effect, performs a SUBTRACT operation. 
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Figure 4.7: Layout of a 4-bit ALU.  
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f
4-bit ALU
Full Adder
Inverter
 
Figure 4.8: Full chip layout for a 4-bit ALU. 
Note: Individual building blocks such as inverter and FA are also included for testability. 
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Figure 4.9: Photograph of a fabricated 4-Bit ALU chip. 
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Figure 4.10: Chip photograph of a fabricated 4-Bit ALU and test devices. 
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Figure 4.11: Post- layout waveforms for arithmetic operation (ADDITION). 
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Figure 4.12 shows the waveform for SUBTRACTION. Figure 4.13 shows the waveforms 
for DECREMENT operation. DECREMENT is also a SUBTRACTION operation with 
‘1’ being subtracted from operand A. Figure 4.14 shows the waveforms signals for 
INCREMENT operation. INCREMENT operation is addition of ‘1’ to input A. The 
multiplexer passes a logic ‘1’ to the full adder which will be added to input A thus 
incrementing it. For logical operations, the signal S2 is connected to logic ‘1’. The input 
CIN is set to logic ‘0’. 
The full adder logic performs EXOR, AND, EXNOR and OR operations. Hence it 
gives four outputs. From the Boolean equations for SUM and CARRY bits, we realize 
that they are EXOR and AND operations respectively. The invert of EXOR would give 
us EXNOR. Additional logic as shown in Fig. 4.15 has been added to the full adder to 
realize OR operation. The multiplexer logic at the output stage passes on one of the four 
full adder outputs as the final output. Figure 4.16 shows the waveform for the four logical 
operations. The post- layout simulations were performed using model parameters of 
fabricated chip. The MOS model parameters of the fabricated chip are listed in   
Appendix B [35]. 
4.3.1 Delay Measurements for 4-Bit ALU 
The 4-Bit ALU performs four arithmetic and four logical operations. Simulations 
were performed using SPICE simulator. All four stages of the 4-Bit ALU are identical. 
For logical operations, it is sufficient to measure the delay in only 1-bit stage of the ALU 
since each output bit is independent of the preceding stage. However for arithmetic 
operations, specific input patterns were chosen to obtain worst-case delay measurements. 
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Figure 4.12: Post- layout waveforms for arithmetic operation (SUBTRACTION). 
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Figure 4.13: Post- layout waveforms for arithmetic operation (DECREMENT). 
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Figure 4.14: Post- layout waveforms for arithmetic operation (INCREMENT). 
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An
Bn
CIN
SUM
CARRY
(A + B)
#1 #2
C
C
C
VDD(3V)
VSS(GND)
(A + B)
VDD
(13.6/1.6)
(8.4/1.6)
(10.4/1.6)
(8.8/1.6)
An
Bn
(a)
Additional logic for OR gate
 
(b) 
Figure 4.15: (a) Additional logic OR gate in full adder (b) MIFG CMOS equivalent 
circuit to realize OR operation. 
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Figure 4.16: Post- layout waveforms for all LOGICAL operations. 
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Table 4.4 gives the input pattern for worst-case delays in arithmetic operations. In case of 
ADDITION, input patterns [A3 A2 A1 A0] = [0 0 01] and  [B3 B2 B1 B0] = [1 1 1 1] and 
initial CARRY-IN as ‘0’. The carry propagates from LSB to MSB position. For 
INCREMENT operation the input pattern [A3 A2 A1 A0] = [1 1 1 1] when incremented by 
1 generates a CARRY which trickles all the way from LSB to MSB. The worst-case 
delay input patterns for SUBTRACTION and DECREMENT are also chosen in the same 
way. Input pattern [A3 A2 A1 A0] = [1 0 0 0] and  [B3 B2 B1 B0] = [1 1 1 1] generate the 
maximum delay. Since MSB of A (A3) = logic ‘1’ and LSB of B (B0) = logic ‘0’, the 
CARRY will have to propagate from MSB of A (A3) to LSB of A (A0) in order to 
perform SUBTRACT operation. Figure 4.17 shows the waveforms for SUM bit for post-
layout simulation and experimental results. The delay between the two waveforms shows 
the worst-case delay. Figure 4.18 shows the waveforms for CARRY bit. Figure 4.19 
shows the waveforms for logical operations EXOR and EXNOR. The delays presented 
are the delays for just a single stage of the 4-bit ALU. Logical operations do not have any 
worst-case delay, as each stage of the ALU is independent of the other. Figure 4.20 
shows the post- layout and experimental waveforms for logical operations AND and OR. 
The delay in simulated waveforms has been calculated for a load capacitance of 15pF. 
The value 15pF is chosen because that is approximately how much capacitance the 
oscillator probe would provide in experimental setup. Table 4.5 has the delay 
measurements of arithmetic and logical operations tabulated for post-layout and 
experimental results 
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Table 4.4 Input patterns for worst-case delay measurements 
 
 A3 A2 A1 A0 (LSB) B3 B2 B1 B0 (LSB) 
ADDITION 0    0    0    1 1    1   1    1 
SUBTRACTION 1    0    0    0 1    1    1    1 
DECREMENT 1    0    0    0  
INCREMENT 1    1    1    1  
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Figure 4.17: Waveforms for SUM bit showing worst-case delay between post-layout 
simulation and experimental results. 
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Figure 4.18: Waveforms for CARRY bit showing worst-case delay between post- layout   
simulation and experimental results. 
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Figure 4.19: Waveforms for EXOR and EXNOR bits showing delay between post- layout 
simulation and experimental results. 
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Figure 4.20: Waveforms for OR and AND bits showing delay between post-layout            
simulation and experimental results. 
 
 100 
 
Table 4.5. Delay measurements for all output bits of ALU for arithmetic and logical 
operations for post- layout simulated and experimental results 
 
 
OPERATION DELAY Tp (ns) 
SIMULATED 
with CL = 15pf 
DELAY Tp (ns) 
EXPERIMENTAL 
SUM 
 
26 32 
CARRY 
 
17 22 
EXOR 
 
26 28 
EXNOR 
 
28 31 
OR 
 
27 28 
AND 
 
28 32 
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Chapter 5 
 
Conclusion and Future Work 
 
An integrated circuit design has been presented for a 4-bit arithmetic logic unit 
using multiple-input floating gate MOSFETs. The principle of MIFG transistors, 
calculating weighted sum of all inputs at gate level and switching transistors ON or OFF 
depending upon calculated floating gate voltage greater than or less than switching 
threshold voltage, is utilized. 
The full integrated circuit is designed and simulated in standard 1.5mm digital 
CMOS technology. The circuits are simulated in SPICE with MOSIS LEVEL 3 MOS 
model parameters. The physical layout for all circuits is drawn using L-Edit version 8.03. 
The post- layout simulations included parasitic nodal capacitances to bring the simulation 
results as close as possib le to the real time results. 
The 4-bit ALU uses a ripple carry adder configuration. The full adder with 
additional logic for OR operation has been designed entirely using multi- input floating 
gate transistors. Compared with earlier reduced transistor designs for full adder, our full 
adder design implemented with multi- input floating gate transistors, uses at least 43% 
lesser transistors. When compared to conventional designs the reduction in number of 
transistors is nearly 84%. Table 5.1 shows a comparison in transistor count between 
earlier designs and our design. With 15pF simulated capacitive load, the maximum 
propagation delay is 32ns for the SUM bit. The power dissipation is close to 0.5mW. 
5.1 Future work 
An important aspect of designing circuits using floating gate devices is 
determining the value of unit capacitance ‘C’, which affects the layout area and  
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Table 5.1 Comparison of between earlier full adder designs and our design with 
respect to transistor count 
 
 
Full adder Design Number of transistors used 
Bui et al ‘s design [9] 10 
Wang et al’s design [10] 12 
Shams et al ‘s design [11] 16 
Radhakrishna’s design [12] 12 
MIFG full adder design [present] 8 
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performance of the circuits. Future work could be extended to optimizing unit 
capacitance value. Knowing the fabrication run being used and error percentage in 
process would give us feedback for designing with smaller capacitors. Realizing logic 
designs with smaller capacitors will reduce the power dissipation and make the layout 
more area efficient. Further work could also include extending the current design to 
include more number of input bits for the ALU. The practical design aspect of simulating 
floating gate MOSFET in SPICE using low-level models is still an issue. Manufactures 
do not provide models for simulating floating gate MOSFETs, hence a special technique 
to simulate these devices with standard MOS models is required. 
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Appendix A 
 
MOSFET Model Parameters [35] 
 
nMOS Model Parameters  
.MODEL NMOS NMOS ( LEVEL  = 3                   
+ TOX    = 3.05E-8          NSUB   = 1E15  GAMMA  = 0.7292975           
+ PHI    = 0.7               VTO    = 0.6052099        DELTA  = 0.4903542           
+ UO     = 800              ETA    = 9.999921E-4      THETA  = 0.0710077           
+ KP     = 7.401542E-5      VMAX   = 3.503416E5       KAPPA  = 1.0708              
+ RSH    = 0.0299117        NFS    = 4.770051E11      TPG    = 1                   
+ XJ     = 3E-7             LD     = 7.15092E-12      WD     = 6.615428E-7         
+ CGDO   = 1.76E-10         CGSO   = 1.76E-10         CGBO   = 1E-10               
+ CJ     = 2.821829E-4      PB     = 0.8883154        MJ     = 0.5                 
+ CJSW   = 1.244664E-10    MJSW   = 0.05)       
pMOS Model Parameters                  
 .MODEL PMOS PMOS ( LEVEL  = 3                   
+ TOX    = 3.05E-8          NSUB   = 5.327947E16      GAMMA  = 0.4898253           
+ PHI    = 0.7               VTO    = -0.8651299       DELTA  = 0.3307574           
+ UO     = 159.6662211      ETA    = 1                 THETA  = 0.1329612           
+ KP     = 2.470055E-5      VMAX   = 3.702724E5       KAPPA  = 10                  
+ RSH    = 27.1878946       NFS    = 5.440123E11      TPG    = -1                  
+ XJ     = 2E-7             LD     = 1E-12             WD     = 9.994094E-7         
+ CGDO   = 2.25E-10         CGSO   = 2.25E-10         CGBO   = 1E-10               
+ CJ     = 3.022339E-4      PB     = 0.7508359        MJ     = 0.4334195           
+ CJSW   = 1.781647E-10     MJSW   = 0.1286211)    
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Appendix B 
MOSFET Model Parameters of the Fabricated Chip [35] 
 
nMOS Model Parameters  
. MODEL CMOSN NMOS(  LEVEL  = 3                   
+ TOX    = 3.07E-8           NSUB   = 2.75325E15 GAMMA  = .7620845           
+ PHI    = 0.7               VTO    = 0.6298903        DELTA  = 0.8569392           
+ UO     = 702.9336344       ETA    = 9.99916E-4       THETA  = 0.0734963           
+ KP     = 7.195017E-5       VMAX   = 2.766785E5       KAPPA  = 0.5                 
+ RSH    = 0.0474566         NFS    = 6.567094E11      TPG    = 1                   
+ XJ     = 3E-7             LD     = 4.271014E-12     WD     = 7.34313E-7          
+ CGDO   = 1.75E-10          CGSO   = 1.75E-10         CGBO   = 1E-10               
+ CJ     = 2.944613E-4       PB     = 0.9048351        MJ     = 0.5                 
+ CJSW   = 1.236957E-10     MJSW   = 0.05)                        
pMOS Model Parameters  
. MODEL CMOSP PMOS (                 LEVEL  = 3                   
+ TOX    = 3.07E-8           NSUB   = 1E17            GAMMA  = .4940829           
+ PHI    = 0.7               VTO    = -0.8615406       DELTA  = 0.5236605           
+ UO     = 250               ETA    = 7.55184E-3       THETA  = 0.1344949           
+ KP     = 2.438731E-5       VMAX   = 9.345228E5       KAPPA  = 200                 
+ RSH    = 36.5040447        NFS    = 5.518964E11      TPG    = -1                  
+ XJ     = 2E-7              LD     = 9.684773E-12     WD     = 1E-6                
+ CGDO   = 2.09E-10          CGSO   = 2.09E-10         CGBO   = 1E-10               
+ CJ     = 2.965467E-4       PB     = 0.744678         MJ     = 0.4276703           
+ CJSW   = 1.619193E-10      MJSW   = 0.1055522)   
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Appendix C 
 
Simulating Floating Gate MOS Device  
One of the practical design issues concerning circuits that implement floating gate 
devices is electrical simulation. Manufacturers of the simulation tools do not provide 
models for floating gate devices. This requires from us to devise methods of 
simulating floating gate device circuits. The difficulty in simulating MIFG devices is 
the inability of the simulator to converge when floating node exists. Most circuit 
simulators replace the input coupling capacitors in floating gate devices with open 
circuits during DC analysis. Simulation ends at this point, as it is not able to converge. 
Solution to the problem of floating gate MOSFET is presented in several paper 
providing solutions for this problem [6,7,36]. Rodriguez-Villegas et al [7] have 
introduced an initial operating point in floating gate circuits by using additional 
network formed by resistors and voltage-controlled voltage sources (VCVS). A 
transient analysis is performed which starts of with all inputs and circuit power 
supplies set to 0V. This initializes the voltage on the floating gate to zero. Later in the 
transient analysis, a stationary state is reached and this is used as fixed operation point 
for the rest of the simulations. Ramirez-Angulo et al [36] have used a very high 
resistor element between the floating gate and ground along with voltage elements in 
the circuit to overcome this problem. Yin et al [6] have shown a very simple 
simulation model for the floating gate devices. Using the model in [6], we have 
simulated a 4-input floating gate CMOS inverter circuit of Fig. C.1. In Fig. C.1, V1, 
V2, V3 and V4 are the voltages of the input gates of the MIFG CMOS inverter. VF is 
the voltage on the floating gate. C1, C2, C3 and C4 are the input capacitors of 500fF 
 111 
each. To avoid the DC convergence problem, resistor element, R1 to R4 are inserted 
across each of the four input capacitors. For this model, the relationship between the 
floating gate voltage and input gate voltages under the DC condition is given by     
equation C.1. 
0)()()()( 44332211 =-+-+-+- FFFF VVGVVGVVGVVG    (C.1) 
where Gi = 1/Ri = kiCi and å
=
=
n
i
iTOT GG
0
 
where ki is a constant. 
Equation (C.1) reduces to the following form, 
4321
44332211
CCCC
CVCVCVCV
VF
+++
´+´+´+´
=      (C.2) 
In the circuit of Fig. C.1, Ri  is selected as Ri = 1/ kiCi. The constant, ki is chosen to 
make Ri as high as possible. In our design to make Ri in the range of 1000G, k is 
chosen as 1012. The SPICE netlist for the circuit of Fig. C.1 is described as follows. 
Figure C.2 shows the input and output waveforms generated by simulating the circuit 
of Fig. C.1. 
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Figure C.1: Simulation model of a multi- input floating gate CMOS inverter. 
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SPICE netlist for a 4-input floating gate CMOS inverter of the circuit of Fig. C.1 
 
* Circuit Extracted by Tanner Research's L-Edit V8.20 / Extract V8.20 ; 
* TDB File:  Z:\grad\chandra\1.5layout \alulayoutprefab.tdb 
* Cell:  fgmosfet1 Version 1.5 
* Extract Definition File:  C:\Program Files\Tanner EDA\L-Edit    
Pro\tech\mosis\mAMI150.ext 
* Extract Date and Time:  04/15/2002 - 20:16 
* NODE NAME ALIASES 
*       1 = vdd (-5,-7) 
*       2 = Vout (22,35) 
*       3 = V2 (-257,20) 
*       4 = V1 (-252,81) 
*       5 = fg (-19,37) 
*       6 = V4 (-255,-108) 
*       7 = vss (-8,73) 
*       8 = V3 (-254,-44) 
Cpar1 1 0 5.97664f 
Cpar2 2 0 5.76992f 
Cpar3 3 0 1.53216f 
Cpar4 4 0 1.53216f 
Cpar5 5 0 152.80944f 
Cpar6 6 0 1.53216f 
Cpar7 7 0 4.35936f 
Cpar8 8 0 1.53216f 
 
r1 4 5 1e12ohms 
r2 3 5 1e12ohms 
r3 8 5 1e12ohms 
r4 6 5 1e12ohms 
r5 0 5 1e12ohms 
 
Vdd 1 0 dc 3v 
Vss 7 0 dc 0v 
 
V1 4 0 pulse(3V 0V 0N 1N 1N 60N 120N) 
V2 3 0 pulse(0V 3V 0N 1N 1N 60N 120N) 
V3 8 0 pulse(3V 0V 0N 1N 1N 60N 120N) 
V4 6 0 pulse(3V 0V 0N 1N 1N 60N 120N) 
 
. tran 10ns 140ns 
. probe 
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. MODEL NMOS NMOS (LEVEL  = 3                   
+ TOX    = 3.05E-8 NSUB   = 1E15 GAMMA  = 0.7292975           
+ PHI    = 0.7 VTO    = 0.6052099 DELTA  = 0.4903542           
+ UO     = 800 ETA    = 9.999921E-4 THETA  = 0.0710077           
+ KP     = 7.401542E-5 VMAX   = 3.503416E5 KAPPA  = 1.0708              
+ RSH    = 0.0299117 NFS    = 4.770051E11 TPG    = 1                   
+ XJ     = 3E-7 LD     = 7.15092E-12 WD     = 6.615428E-7         
+ CGDO   = 1.76E-10 CGSO   = 1.76E-10 CGBO   = 1E-10               
+ CJ     = 2.821829E-4 PB     = 0.8883154 MJ     = 0.5                 
+ CJSW   = 1.244664E-10 MJSW   = 0.05)                            
  
. MODEL PMOS PMOS (LEVEL  = 3                   
+ TOX    = 3.05E-8 NSUB   = 5.327947E16 GAMMA  = 0.4898253           
+ PHI    = 0.7 VTO    = -0.8651299 DELTA  = 0.3307574           
+ UO     = 159.6662211 ETA    = 1 THETA  = 0.1329612           
+ KP     = 2.470055E-5 VMAX   = 3.702724E5 KAPPA  = 10                  
+ RSH    = 27.1878946 NFS    = 5.440123E11 TPG    = -1                  
+ XJ     = 2E-7 LD     = 1E-12 WD     = 9.994094E-7         
+ CGDO   = 2.25E-10 CGSO   = 2.25E-10 CGBO   = 1E-10               
+ CJ     = 3.022339E-4 PB     = 0.7508359 MJ     = 0.4334195           
+ CJSW   = 1.781647E-10 MJSW   = 0.1286211)             
 
 
M19 2 5 7 7 NMOS L=1.6u W=7.2u AD=34.56p PD=24u AS=34.56p PS=24u  
* M19 DRAIN GATE SOURCE BULK (10 47 14 65)  
M13 2 5 1 1 PMOS L=1.6u W=10.4u AD=49.92p PD=30.4u AS=49.92p PS=30.4u  
* M13 DRAIN GATE SOURCE BULK (10 -7 14 19)  
C8 5 3 499.37024f 
* C8 PLUS MINUS (-240 -23 -47 15)  
C7 5 4 499.37024f 
* C7 PLUS MINUS (-236 39 -43 77)  
C2 5 6 499.37024f 
* C2 PLUS MINUS (-239 -151 -46 -113)  
C1 5 8 499.37024f 
* C1 PLUS MINUS (-240 -87 -47 -49)  
 
. END 
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Figure C.2: Input and output waveforms of a 4- input floating gate CMOS inverter of the 
circuit of Fig. C.1. 
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